

We claim:

1 1. A method for fabricating a semiconductor device having a
2 plurality of chips including a device chip and a components
3 chip having passive components fabricated thereon, the method
4 comprising the steps of:

5 providing a plurality of studs with a stud on a first
6 surface of each of the chips;

7 providing a plate transparent to ablating radiation;

8 forming a first layer on the plate, the first layer
9 including conducting pads on a first surface of the first layer
10 opposite the plate;

11 forming a second layer on the first surface of the first
12 layer, where the plate, the first layer and the second layer
13 form an alignment structure;

14 forming vias in the second layer to expose the conducting
15 pads;

16 aligning the studs to the vias;

17 attaching the chips to the alignment structure, so that
18 the first surface of each chip contacts the second layer and
19 the studs make electrical contact with the conducting pads;

20 attaching a support to the chips; and

21 ablating an interface between the first layer and the
22 plate using ablating radiation transmitted through the plate,
23 thereby detaching the plate.

1 2. A method according to claim 1, wherein said step of forming
2 the first layer further comprises providing electrical wiring
3 for interconnecting the chips, the electrical wiring being
4 provided in the first layer connecting to the conducting pad.

1 3. A method according to claim 1, wherein said step of
2 attaching a support to the chips further comprises the steps
3 of:
4 providing a support connection stud on the support;
5 forming a layer including a support conducting pad on a
6 second surface of the chips opposite the first surface thereof;
7 forming a support connection via in said layer to expose
8 the support conducting pad;
9 aligning the support connection stud to the support
10 connection via; and
11 causing the support connection stud to bond to the support
12 conducting pad, thereby bonding the support to the chips.

1 4. A method according to claim 3, wherein said step of
2 providing a support connection stud further comprises providing
3 solder material on said stud, so that a solder connection
4 between the support connection stud and the support conducting
5 pad is formed in said step of causing the support connection
6 stud to bond to the support conducting pad.

1 5. A method according to claim 1, wherein said detaching of
2 the plate exposes a second surface of the first layer opposite
3 the first surface thereof, and further comprising the step of
4 forming a connection pad on the second surface of the first
5 layer.

1 6. A method according to claim 2, wherein said plurality of
2 chips includes a plurality of device chips, and the components
3 chip has a size according to a placement pattern of the device
4 chips.

1 7. A method according to claim 6, wherein said detaching of
2 the plate exposes a second surface of the first layer opposite
3 the first surface thereof, and further comprising the step of
4 forming a plurality of C4 pads on the second surface of the
5 first layer, the C4 pads making electrical connection with the
6 chips through the wiring in the first layer, the studs and the
7 conducting pads.

1 8. A method according to claim 6, wherein said detaching of
2 the plate exposes a second surface of the first layer opposite
3 the first surface thereof, and further comprising the step of
4 forming one of (a) a plurality of interconnect studs on the
5 second surface of the first layer and (b) a plurality of
6 interconnect vias on the second surface of the first layer, for
7 making electrical connection with the chips through the wiring
8 in the first layer, the studs and the conducting pads.

1 9. A method for fabricating a semiconductor device having a
2 plurality of chips including a device chip and a components
3 chip having passive components fabricated thereon, the method
4 comprising the steps of:
5 providing a plate transparent to ablating radiation;
6 forming a first layer on the plate;
7 providing studs on a first surface of the first layer
8 opposite the plate, where the plate, the first layer and the
9 studs form an alignment structure;
10 forming a second layer including conducting pads on a
11 first surface of each of the chips, a conducting pad contacting
12 each chip;
13 forming vias in the second layer to expose the conducting
14 pads;
15 aligning the studs to the vias;
16 attaching the chips to the alignment structure, so that
17 the first layer contacts the second layer and the studs make

18 electrical contact with the conducting pads;
19 attaching a support to the chips; and
20 ablating an interface between the first layer and the
21 plate using ablating radiation transmitted through the plate,
22 thereby detaching the plate.

1 10. A method according to claim 9, wherein said step of
2 forming the first layer further comprises providing electrical
3 wiring for interconnecting the chips, the electrical wiring
4 being provided in the first layer connecting to the stud.

1 11. A method according to claim 9, wherein said step of
2 attaching a support to the chips further comprises the steps
3 of:
4 providing a support connection stud on the support;
5 forming a layer including a support conducting pad on a
6 second surface of the chips opposite the first surface thereof;
7 forming a support connection via in said layer to expose
8 the support conducting pad;
9 aligning the support connection stud to the support
10 connection via; and
11 causing the support connection stud to bond to the support
12 conducting pad, thereby bonding the support to the chips.

1 12. A method according to claim 11, wherein said step of
2 providing a support connection stud further comprises providing
3 an alloy material on said stud, so that a metallic connection
4 between the support connection stud and the support conducting
5 pad is formed in said step of causing the support connection
6 stud to bond to the support conducting pad.

1 13. A method according to claim 9, wherein said detaching of
2 the plate exposes a second surface of the first layer opposite
3 the first surface thereof, and further comprising the step of
4 forming a connection pad on the second surface of the first
5 layer.

1 14. A method according to claim 9, wherein said plurality of
2 chips includes a plurality of device chips, and the components
3 chip has a size according to a placement pattern of the device
4 chips.

1 15. A method according to claim 14, wherein said detaching of
2 the plate exposes a second surface of the first layer opposite
3 the first surface thereof, and further comprising the step of
4 forming a plurality of C4 pads on the second surface of the
5 first layer, the C4 pads making electrical connection with the
6 chips through the wiring in the first layer, the studs and the
7 conducting pads.

1 16. A method according to claim 14, wherein said detaching of
2 the plate exposes a second surface of the first layer opposite
3 the first surface thereof, and further comprising the step of
4 forming one of (a) a plurality of interconnect studs on the
5 second surface of the first layer and (b) a plurality of
6 interconnect vias on the second surface of the first layer, for
7 making electrical connection with the chips through the wiring
8 in the first layer, the studs and the conducting pads.

1 17. A semiconductor device including a plurality of chips, the
2 chips having front surfaces and back surfaces, the device
3 comprising:

4 a support attached to the chips on the back surfaces
5 thereof;

6 a first layer disposed on the front surfaces of the chips
7 and having a plurality of vias formed therein and conducting
8 pads in registration with the vias;

9 a plurality of studs corresponding to the vias and
10 disposed therein; and

11 a second layer attached to the first layer on a surface of
12 the first layer opposite the front surfaces of the chips, the
13 second layer being aligned to the first layer by the studs in
14 the vias, the second layer including electrical wiring
15 connecting to the chips through the studs and the conducting
16 pads,

17 wherein said plurality of chips includes chips with active
18 devices and a chip without active devices.

1 18. A semiconductor device according to claim 17, further
2 comprising an attachment layer between the support and the
3 chips, wherein the attachment layer has a plurality of support
4 connection vias formed therein, support connection pads in
5 registration with the support connection vias, and a plurality
6 of support connection studs disposed in the support connection
7 vias and connected to the support connection pads.

1 19. A semiconductor device according to claim 17, wherein the
2 chip without active devices has passive components fabricated
3 thereon.

1 20. A semiconductor device according to claim 17, wherein the
2 chip without active devices has a size according to a placement
3 pattern of the chips with active devices.